

(43) Date of A Publication **29.04.1998**

(21) Application No **9722675.7**

(22) Date of Filing **27.10.1997**

(30) Priority Data

(31) **60029277** (32) **28.10.1996** (33) **US**

(71) Applicant(s)

**Altera Corporation**

(Incorporated in USA - California)

**101 Innovation Drive, San Jose, California 95134,  
United States of America**

(72) Inventor(s)

**Alan Louis Herman  
Greg Patrick Nugent**

(51) INT CL<sup>6</sup>

**G06F 17/50 , H03K 19/173**

(52) UK CL (Edition P)

**G4H HU H13D H14A H14B H14D  
G4A AUB**

(56) Documents Cited

**None**

(58) Field of Search


**UK CL (Edition P) G4A AUB , G4H HU  
INT CL<sup>6</sup> G06F**

(74) Agent and/or Address for Service

**Haseltine Lake & Co  
Imperial House, 15-19 Kingsway, LONDON,  
WC2B 6UD, United Kingdom**

**(54) Embedded logic analyzer for a programmable logic device**

(57) A technique for embedding a logic analyzer 260 in a programmable logic device 16 allows debugging of such a device in its actual operating conditions. A logic analyzer circuit is embedded within a PLD, it captures and stores logic signals, and it unloads these signals through an interface to be viewed on a computer. Using an electronic design automation (EDA) software tool running on a computer system, an engineer specifies signals of the PLD to be monitored, specifies the number of samples to be stored, and specifies a system clock signal and a trigger condition that will begin the acquisition of data. The EDA tool then automatically inserts the logic analyzer circuit into the electronic design of the PLD which is compiled and downloaded to configure the PLD. Using an interface connected between the PLD and the computer, the EDA tool communicates with the embedded logic analyzer in order to arm the circuit and to poll it until an acquisition has been made. The EDA tool then directs the logic analyzer to unload the data from its capture buffer and then displays the data on the computer. The logic analyzer circuit may then be rearmed to capture another sequence of sample values. The trigger condition may be changed without recompiling. The design may be recompiled with new logic analyzer parameters to debug a different portion.



**FIG. 5**



































































































